

GAU 2764

PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:

Stephen R. Hanson and
Edward J. Radley

Serial No. 09/097,468

Filed: June 15, 1998

For: Testing Device
Driver Hardening



Group Art Unit: 2764

Examiner: Unknown

Atty. Dkt. No.: 5181-15900
P-3195

#6 / Formal
Drawings
3/00

I hereby certify that this correspondence is being deposited with the U.S. Postal Service as First Class Mail in an envelope addressed to: Commissioner of Patents and Trademarks, Washington, D.C. 20231, on the date indicated below:

B. Noël Kivlin
Registered Agent

3-22-00

Date

Signature

RECEIVED
MAR 28 2000
TECH CENTER 2700

SUBMISSION OF FORMAL DRAWINGS

Official Draftsman

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

Applicant hereby submits the formal drawings for the above-referenced application and requests that these drawings be accepted for filing.

Respectfully submitted,

B. Noël Kivlin
Reg. No. 33,929
Attorney for Applicant(s)

Conley, Rose & Tayon, P.C.
P.O. Box 398
Austin, TX 78767-0398
(512) 476-1400
Date: 3-22-00

512
(512) 853-8800
March 21




FIG. 1




FIG. 2

40 ↗




FIG. 3




FIG. 4

The diagram illustrates a system architecture for testing device drivers. It is organized into several layers and components:

- TEST APPLICATION 71** and **DEVICE APPLICATION 74** are at the top, each connected to the OS layer via a bidirectional arrow.
- The **OS** layer contains:
 - TEST INTERFACE (API) 81** and **OS API 80**.
 - A dashed box labeled **78** (representing the **OS**) contains:
 - TEST DRIVER 96** and **INTERCEPT ROUTINES 98** are connected by a bidirectional arrow 97.
 - INTERCEPT MECHANISM TEST MODULE 94** is connected to **INTERCEPT ROUTINES 98** by a bidirectional arrow 99.
 - Another dashed box contains:
 - DEVICE DRIVER 84** and **DEVICE ACCESS ATTRIBUTES 86** are connected by a bidirectional arrow.
 - DEVICE DRIVER 84** is connected to **DEVICE ACCESS INFRA-STRUCTURE 90** by a bidirectional arrow 91.
 - DEVICE ACCESS INFRA-STRUCTURE 90** is connected to **BUS SPECIFIC DEVICE ACCESS ROUTINES 92** by a bidirectional arrow 93.
 - BUS SPECIFIC DEVICE ACCESS ROUTINES 92** are connected to the **HARDWARE INTERFACE 76** by a bidirectional arrow 95.
 - The **OS** layer is connected to the **HARDWARE INTERFACE 76** by a bidirectional arrow.
 - The **HARDWARE INTERFACE 76** is connected to the **HARDWARE 70** by a bidirectional arrow.
 - The **DEVICE DRIVER INTERFACE MECHANISM 88** is indicated by a bracket encompassing the components from **DEVICE DRIVER 84** down to **BUS SPECIFIC DEVICE ACCESS ROUTINES 92**.




FIG. 6




FIG. 7




FIG. 8